|
|
|
|
|
Technical Library
Product Briefs
White Papers
| Product Briefs |
| Document Title |
Download |
|
|
Bandwidth Engine IC; 2.75G Accesses/sec, 576Mb w/10G Serial I/O + ALUs |
 |
|
Multi-Protocol PHY 1.25Gbps - 12.5Gbps; TSMC 40LP |
|
|
Multi-Protocol PHY 1.25Gbps - 12.5Gbps; TSMC 40G |
|
|
Multi-Protocol PHY 1.25Gbps - 12.5Gbps; TSMC 28nm |
|
|
2133 Mbps DFI Compliant DDR3 PHY |
|
|
1T-SRAM High Density Memory |
|
|
| White Papers |
| Document Title |
Download |
|
| Ultra Low Jitter Wide Band LC PLL |
|
| Interconnect Solutions for 40G/100G Systems |
|
| Going Serial |
|
| The Gigachip Interface |
|
| Breaking The 2 Giga Access Barrier |
|
|
|
|
|
|
Home 
